Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Arm Research
    • DesignStart
    • Education Hub
    • Graphics and Gaming
    • High Performance Computing
    • Innovation
    • Multimedia
    • Open Source Software and Platforms
    • Physical
    • Processors
    • Security
    • System
    • Software Tools
    • TrustZone for Armv8-M
    • 中文社区
  • Blog
    • Artificial Intelligence
    • Automotive
    • Healthcare
    • HPC
    • Infrastructure
    • Innovation
    • Internet of Things
    • Machine Learning
    • Mobile
    • Smart Homes
    • Wearables
  • Forums
    • All developer forums
    • IP Product forums
    • Tool & Software forums
    • Pelion IoT Platform
  • Activity
  • Support
    • Open a support case
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • More
  • Cancel
System
  • Developer Community
  • IP Products
  • System
  • Jump...
  • Cancel
System
  • Blogs
  • Forums
  • Videos & Files
  • Help
  • Jump...
  • Cancel
  • New
  • All tags
  • AXI
  • videoprocessing
  • memory_controller
  • architecture exploration
  • Arm
  • ddr4
  • memory_bandwidth
  • performance_analysis
  • pipeline
  • Architectural tricks to maximize memory bandwidth

    Jegan Vignesh G
    Jegan Vignesh G

    Unexplained Read/Write latency can be attributed to cache hit-ratio, burst length, commands-in-a-row, AXI Bus arbitration, and video pipeline. During this Webinar, we will present the system-level modeling of complex video pipelines and their interface…

    • https://www.youtube.com/embed/c0EgjJHESME
    • View
    • Hide
    • over 4 years ago
    • System
    • Videos & Files
  • View related content from anywhere
  • More
  • Cancel