Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Arm Research
    • DesignStart
    • Education Hub
    • Graphics and Gaming
    • High Performance Computing
    • Innovation
    • Multimedia
    • Open Source Software and Platforms
    • Physical
    • Processors
    • Security
    • System
    • Software Tools
    • TrustZone for Armv8-M
    • 中文社区
  • Blog
    • Artificial Intelligence
    • Automotive
    • Healthcare
    • HPC
    • Infrastructure
    • Innovation
    • Internet of Things
    • Machine Learning
    • Mobile
    • Smart Homes
    • Wearables
  • Forums
    • All developer forums
    • IP Product forums
    • Tool & Software forums
    • Pelion IoT Platform
  • Activity
  • Support
    • Open a support case
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • More
  • Cancel
System
  • Developer Community
  • IP Products
  • System
  • Jump...
  • Cancel
System
  • Blogs
  • Forums
  • Videos & Files
  • Help
  • Jump...
  • Cancel
  • New
  • All tags
  • AMBA
  • corelink_system_ip
  • cache_coherency
  • amba_designer
  • amba_traffic
  • amba4
  • bandwidth
  • bandwidth_analysis
  • Cadence Design Systems
  • Corelink
  • corelink_500_series
  • interconnect
  • interconnect_fabric
  • latency
  • latency_analysis

  • How to Measure and Optimize the System Performance of a Smartphone RTL Design - Part 4

    Nick
    Nick

    By William Orme, Strategic Marketing Manager, Arm and Nick Heaton, Distinguished Engineer, Cadence

    This is Part 3 of a 4 part series. Links below

    Part 4

    Cadence Interconnect Workbench

    We have seen how a systematic process can be applied to validating…

    • over 6 years ago
    • System
    • SoC Design blog
  • View related content from anywhere
  • More
  • Cancel