Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Activity
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
All tags
Bus Architecture
SRAM
AMBA
APB
Cortex-M
Cortex-M3
Memory
ARM Cortex ICode, DCode, System buses
Felix Varghese
Note: This was originally posted on 26th February 2009 at
http://forums.arm.com
I'm a bit confused about the bus structure and memory model of ARM Cortex M3. First of all, does Cortex M3 actually have 3 physically separate buses coming out of it?
…
over 6 years ago
System
SoC Design forum
View related content throughout System
More
Cancel