Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Activity
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
AXI WVALID before AWVALID
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Accepted Answer
Replies
1 reply
Subscribers
73 subscribers
Views
5315 views
Users
0 members are here
AMBA
AXI
Interface
Related
AXI WVALID before AWVALID
Offline
srp
over 2 years ago
what happen if WVALID asserted before AWVALID ??
Top replies
Offline
Colin Campbell
over 2 years ago
+1
verified
The AXI slave could either accept that W transfer by asserting WREADY, and then hold it in a buffer until it knows what address to store the data in, or it can stall the W transfer by holding WREADY low...
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
AXI4 transaction attributes
0
195
views
0
replies
Started
6 days ago
by
Ravi V.
Suggested Answer
AMBA 5 CHI Link Layer (L-Credit Return)
0
AMBA 5 CHI
CHI
Cache Coherent Interconnect
AMBA 5
1795
views
3
replies
Latest
7 days ago
by
Christopher Tory
Answered
Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model?
0
AXI4
329
views
1
reply
Latest
8 days ago
by
Christopher Tory
Not Answered
BUSY transfer just before the last transfer in a burst by a AHB Master.
0
1310
views
1
reply
Latest
23 days ago
by
Colin Campbell
Not Answered
AMBA AXI reset
0
AMBA
AXI
7721
views
3
replies
Latest
23 days ago
by
Colin Campbell
>
View all questions in SoC Design forum