Why the address boundary for AHB burst should not cross 1KB??
And in case of burst operation, is that every beat the address increment taken care by master?
View all questions in SoC Design forum