Hello,
I have some question when Master used "Undefined Length" and termination with BUSY, the following is my waveform :
My question is :
1) When T5-T6, Slave still on address phase?
2) When T6-T7, Slave can drive HREADYOUT=LOW to extend data phase?