Axi master initiating the incr transfer of length let's say 15 means there is total 15 write transfer are there of 4 byte on 32 bit data bus.
So now does AXI slave update the memory just after getting each transfer or only after getting 15 transfer?
View all questions in SoC Design forum