The CHI protocol spec mentions 2 additional cache line states as compared to AXI viz., Unique Clean Empty and Unique Dirty Partial. What is the reason for introducing two additional cache line states and what are the scenarios/use-cases in which a cache line can assume these states? If some reference state diagram is available, it will be helpful.