there is no strobe for read data bus in AXI, so how the master will acknowledge that which byte lanes carry the valid read data?
View all questions in SoC Design forum