This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

simple design verilog code

I have designed a easy arm core with verilog,but I want to learn more knowledge about how to design an arm pipeline core.Can you give me some advice which book I can read to design a more complex core?