System

SoC Design forum FIXED WRITE transfer of AWLEN=8'd4 in AXI4

State Accepted Answer
Replies 1 reply
Subscribers 72 subscribers
Views 6459 views
Users 0 members are here

Related

FIXED WRITE transfer of AWLEN=8'd4 in AXI4

Offline Ravi V. 7 months ago

what all possible scenarios from the slave side if each transfer initiated in a consecutive cycle by the master?

Top replies

Offline Colin Campbell 7 months ago +1 verified

I'm not sure what you are asking here. A FIXED burst type would be used to access something like a FIFO, so no address incrementing for the burst. Transfers in consecutive cycles will simply keep...

More questions in this forum

Not Answered

AXI4 transaction attributes 0

200 views

0 replies

Started 6 days ago
by Ravi V.
Suggested Answer
AMBA 5 CHI Link Layer (L-Credit Return) 0
1795 views

3 replies

Latest 7 days ago
by Christopher Tory
Answered
Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model? 0
- AXI4
329 views

1 reply

Latest 8 days ago
by Christopher Tory
Not Answered

BUSY transfer just before the last transfer in a burst by a AHB Master. 0

1324 views

1 reply

Latest 23 days ago
by Colin Campbell
Not Answered
AMBA AXI reset 0
- AMBA
- AXI
7741 views

3 replies

Latest 23 days ago
by Colin Campbell

View all questions in SoC Design forum