Support forums

SoC Design and Simulation forum Multicore Debug SW/Jtag IP

State Not Answered
+2 person also asked this people also asked this
Locked Locked
Replies 3 replies
Subscribers 92 subscribers
Views 18702 views
Users 0 members are here

Options

How was your experience today?

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Multicore Debug SW/Jtag IP

Madduri over 4 years ago

I am using 3 instances of Cortex M3.. I would like to bring only one JTAG/SW interface to external ports. Please let me know if ARM has any IP which multiplexes JTAG/SW interfaces in RTL.

Thanks

madduri

0 guitarman104 over 3 years ago

HI madduri,

I have the same question. Did you find a solution in the meantime ?

Thanks for your help

br

Heinz
Cancel
Up 0 Down

Cancel
0 Vardhana M over 3 years ago

Hi,

M3 Comes with DAP Bus Slave,being the debug access port( correct me if I am wrong).

Using a SWJDP->DAPBUSIC->M3x3 would serve your purpose.

let me know if it helps

Kind Regards
Cancel
Up 0 Down

Cancel
0 Andy Neil over 3 years ago

JTAG is designed to work in a chain ...
Cancel
Up 0 Down

Cancel