address = 0x07
transfer size = 32 bit
burst type = INC
Burst length = 4 transfers
Can you please explain this example of unaligned word transfer on 64-bit bus.
Why the second transfer started at 8 and not from C?
View all questions in SoC Design forum