Write Data Interleaving - AXI - SoC Design forum - System

System

SoC Design forum Write Data Interleaving - AXI

State Not Answered
Replies 2 replies
Subscribers 71 subscribers
Views 5363 views
Users 0 members are here

Offline Amaresh Chaligeri over 6 years ago

Note: This was originally posted on 19th March 2009 at http://forums.arm.com

Hello,

Can anybody help me to understand the reasoning behind write data interleaving ordering restriction imposed by AXI spec.
[Chapter 8.5 Write data interleaving]

"The order in which a slave receives the first data item of each transaction must be the
same as the order in which it receives the addresses for the transactions."

Thanks in advance,
Amaresh

Write Data Interleaving - AXI

strobe 0

AXI4-Relationships between the channels 0

How to assert PSLVERR in APB4 ? 0

How AHB Arbiter should handle granting bus masters while performing only a SINGLE transfer? 0

Should the SPLIT and RETRY response be given only for NONSEQ transfer? 0