Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
Max DMA transfer speed
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
3 replies
Subscribers
71 subscribers
Views
3729 views
Users
0 members are here
GPIO
System Controllers
Direct Memory Access Controllers
Related
Max DMA transfer speed
Offline
Michael von Hauff
over 7 years ago
Note: This was originally posted on 4th January 2009 at
http://forums.arm.com
My application requires that I transfer data from a external device connected via one of the gpio ports. I need to transfer data at about 40MSps. 8 bit samples.
From what I have read about the DMA controller, I can get transfers at 1/4 the clock speed (1/4 of 72MHz). Is that correct? I was think of pulling in two samples at a time (use a 16bit buffer).
Also, if I want to get data from the GPIO port, what would be the dma configuration that most makes sense? My external device is a A/D. I have to clock it somehow. assuming I can use any peripheral to drive the dma which should I use?
Thanks!
0
Offline
Michael von Hauff
over 7 years ago
Note: This was originally posted on 5th January 2009 at
http://forums.arm.com
Hi, sorry for the lack of info (was late when i posted)
I am using a cortex M3. Currently I am using an eval board from STMicro, but we aren't fixed on using STMicro's product.
From the data sheets, the gpio ports can be configured to run at upto 50Mhz.
The limiting issue that I see is that the DMA runs at 1/4 the main clock speed.
What I was planning to do was buffer the incoming 36MSps 8bit data into a 16bit buffer and read in two samples per dma transfer cycle (at 18MHz).
Does that sound doable (i have never used dma before so i may be totally mistaken in whats possible)?
Thanks
Cancel
Up
0
Down
Accept answer
View discussion
Cancel
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 5th January 2009 at
http://forums.arm.com
What device are you using?
Cancel
Up
0
Down
Accept answer
View discussion
Cancel
0
Offline
Jacob Bramley
over 7 years ago
Note: This was originally posted on 5th January 2009 at
http://forums.arm.com
Be aware that many microcontrollers have slow GPIO peripherals, so even though your DMA can operate at that speed, your GPIO may not be able to. The data sheet should contain this information.
If that is a problem for you, you might want to consider using some kind of communications peripheral. I²C is common on both microcontrollers and ADC chips, as is SPI. Either would be suitable. Whilst the throughput may appear slower than a parallel solution, some microcontrollers have communications peripherals that are capable of faster pin transitions than the GPIO blocks and your processor would be free to do other tasks, so it may work out better.
Cancel
Up
0
Down
Accept answer
View discussion
Cancel
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
AHB Lite
0
6431
views
1
reply
Latest
6 months ago
by
Colin Campbell
Not Answered
Ulink pro debugging in custom SoC
0
Custom SoC
ulinkpro
SoC Verification
4919
views
0
replies
Started
7 months ago
by
ronit
Not Answered
Design considerations for implementing flash program download
0
CoreSight Architecture
SWD
Debug Access Port (DAP)
11936
views
3
replies
Latest
7 months ago
by
Mohamed Nasser
Not Answered
Using sram instead of a flash memory in ASIC implementation
0
SoC Implementation
SRAM
SoC FPGA
Debugging
5601
views
0
replies
Started
7 months ago
by
Mohamed Nasser
Not Answered
Behaviour of CHI Receiver during race condition from RUN to DEACTIVATE
0
AMBA
AMBA 5 CHI
CHI
Bus Architecture
AMBA 5
5670
views
0
replies
Started
7 months ago
by
amit
<
>
View all questions in SoC Design forum