Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
Max DMA transfer speed
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
3 replies
Subscribers
71 subscribers
Views
3729 views
Users
0 members are here
GPIO
System Controllers
Direct Memory Access Controllers
Related
Max DMA transfer speed
Offline
Michael von Hauff
over 7 years ago
Note: This was originally posted on 4th January 2009 at
http://forums.arm.com
My application requires that I transfer data from a external device connected via one of the gpio ports. I need to transfer data at about 40MSps. 8 bit samples.
From what I have read about the DMA controller, I can get transfers at 1/4 the clock speed (1/4 of 72MHz). Is that correct? I was think of pulling in two samples at a time (use a 16bit buffer).
Also, if I want to get data from the GPIO port, what would be the dma configuration that most makes sense? My external device is a A/D. I have to clock it somehow. assuming I can use any peripheral to drive the dma which should I use?
Thanks!
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
In APB, Why do we use enable signal? (Don't care about PREADY)
0
5905
views
0
replies
Started
8 months ago
by
INNS
Not Answered
DC/DC Controller SoC
0
6467
views
1
reply
Latest
8 months ago
by
Andy Neil
Not Answered
AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
+1
System on Chip (SoC)
AMBA 5 CHI
CHI
Cache Architecture
6724
views
1
reply
Latest
8 months ago
by
IPDeveloper
Not Answered
AXI4 transaction attributes
0
6391
views
0
replies
Started
8 months ago
by
Ravi V.
Answered
AMBA 5 CHI Link Layer (L-Credit Return)
0
AMBA 5 CHI
CHI
Cache Coherent Interconnect
AMBA 5
9166
views
3
replies
Latest
8 months ago
by
Christopher Tory
<
>
View all questions in SoC Design forum