Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
AHB frequency
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
3 replies
Subscribers
71 subscribers
Views
5680 views
Users
0 members are here
AMBA
Bus Architecture
AHB
Related
AHB frequency
Offline
vignesharm vignesharm
over 7 years ago
Note: This was originally posted on 6th January 2009 at
http://forums.arm.com
Hi Friends,
My doubt is : what is the maximum AHB clock frequency ?
Regards,
P.Vignesh Prabhu
Parents
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 7th January 2009 at
http://forums.arm.com
If you are designing an SoC then all of the usual issues with frequency and bus pipelines come into play here.
You can clock almost any bus very fast, but may need to include more register slices (effectively pipeline stages) to allow a bus transaction to propagate over multiple cycles. The downside is that you have higher latency to access a particular location. There is a tradeoff between bus frequency and latency, as well as other design constraints such as power (slow bus clocks consume much less power).
The bus width of most implementations is also scalable - so you can get a slow clocked bus which is 256-bits wide. Obviously this can carry more data than an 8-bit bus which is clocked 4 times faster. So clock speed isn't everything.
The final aspect for a design which determines the clock speed is the physical process the SoC is manufactured on. A 180nm device on bulk CMOS won't clock as fast as a 45nm device on SOI, and so the achievable clock rate will be capped.
As Sim said, it all depends on the implementation...
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Peter Harris
over 7 years ago
Note: This was originally posted on 7th January 2009 at
http://forums.arm.com
If you are designing an SoC then all of the usual issues with frequency and bus pipelines come into play here.
You can clock almost any bus very fast, but may need to include more register slices (effectively pipeline stages) to allow a bus transaction to propagate over multiple cycles. The downside is that you have higher latency to access a particular location. There is a tradeoff between bus frequency and latency, as well as other design constraints such as power (slow bus clocks consume much less power).
The bus width of most implementations is also scalable - so you can get a slow clocked bus which is 256-bits wide. Obviously this can carry more data than an 8-bit bus which is clocked 4 times faster. So clock speed isn't everything.
The final aspect for a design which determines the clock speed is the physical process the SoC is manufactured on. A 180nm device on bulk CMOS won't clock as fast as a 45nm device on SOI, and so the achievable clock rate will be capped.
As Sim said, it all depends on the implementation...
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Behaviour of CHI Receiver during race condition from RUN to DEACTIVATE
0
AMBA
AMBA 5 CHI
CHI
Bus Architecture
AMBA 5
4181
views
0
replies
Started
4 months ago
by
amit
Not Answered
In APB, Why do we use enable signal? (Don't care about PREADY)
0
4518
views
0
replies
Started
4 months ago
by
INNS
Not Answered
DC/DC Controller SoC
0
5015
views
1
reply
Latest
5 months ago
by
Andy Neil
Not Answered
AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
+1
System on Chip (SoC)
AMBA 5 CHI
CHI
Cache Architecture
5206
views
1
reply
Latest
5 months ago
by
IPDeveloper
Not Answered
AXI4 transaction attributes
0
5024
views
0
replies
Started
5 months ago
by
Ravi V.
<
>
View all questions in SoC Design forum