Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
quiery about AHB burst mode
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
2 replies
Subscribers
71 subscribers
Views
5444 views
Users
0 members are here
AHB.AMBA
Bus Architecture
Related
quiery about AHB burst mode
Offline
Harsharaj ellur
over 7 years ago
Note: This was originally posted on 19th November 2008 at
http://forums.arm.com
hi,
in the AHB burst mode is it the Master that drives consecutive address to slave, or is it that the master only sends the start address and Slave using this, HSIZE and HBURST calculates the next addresses in the burst??
if its the master who is driving consecutive address then why does it also have to send HSIZE and HBURST to slave?
And if it the Slave that is figuring it out asto what the next address in the burst is then why does the Timing diagram show that master is sending the addresses?
Parents
0
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 19th November 2008 at
http://forums.arm.com
Hello Hertz,
> in the AHB burst mode is it the Master that drives consecutive
> address to slave, or is it that the master only sends the start
> address and Slave using this, HSIZE and HBURST calculates
> the next addresses in the burst??
The master drives the address for every beat of a burst, not just the start address.
> if its the master who is driving consecutive address then why
> does it also have to send HSIZE and HBURST to slave?
Simple slaves will just treat bursts as a series of individual transfers, so they need an address for each transfer.
More complex slaves can use the burst and size information to complete the burst transfer more efficiently (for example accessing DRAM).
Having the master provide both the address for each transfer, and the complete burst information, allows the most flexibility for slave designers.
> And if it the Slave that is figuring it out asto what the next
> address in the burst is then why does the Timing diagram
> show that master is sending the addresses?
As you are seeing diagrams where the master IS driving the address for each transfer, you probably already knew the answer to your first question
I am guessing you are comparing AHB to AXI, where in AXI only the start address is signaled, and the slave has to calculate the other addresses for a burst of transfers.
AXI tries to reduce the bandwidth requirements on the address channels by only sending the start address,
AHB tries to reduce the amount of duplicated address incrementer logic in each slave by issuing an address for each transfer in a burst.
JD
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 19th November 2008 at
http://forums.arm.com
Hello Hertz,
> in the AHB burst mode is it the Master that drives consecutive
> address to slave, or is it that the master only sends the start
> address and Slave using this, HSIZE and HBURST calculates
> the next addresses in the burst??
The master drives the address for every beat of a burst, not just the start address.
> if its the master who is driving consecutive address then why
> does it also have to send HSIZE and HBURST to slave?
Simple slaves will just treat bursts as a series of individual transfers, so they need an address for each transfer.
More complex slaves can use the burst and size information to complete the burst transfer more efficiently (for example accessing DRAM).
Having the master provide both the address for each transfer, and the complete burst information, allows the most flexibility for slave designers.
> And if it the Slave that is figuring it out asto what the next
> address in the burst is then why does the Timing diagram
> show that master is sending the addresses?
As you are seeing diagrams where the master IS driving the address for each transfer, you probably already knew the answer to your first question
I am guessing you are comparing AHB to AXI, where in AXI only the start address is signaled, and the slave has to calculate the other addresses for a burst of transfers.
AXI tries to reduce the bandwidth requirements on the address channels by only sending the start address,
AHB tries to reduce the amount of duplicated address incrementer logic in each slave by issuing an address for each transfer in a burst.
JD
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
APB4 PSTRB
0
3925
views
1
reply
Latest
3 months ago
by
Colin Campbell
Not Answered
AHB Lite
0
4880
views
1
reply
Latest
3 months ago
by
Colin Campbell
Not Answered
Ulink pro debugging in custom SoC
0
Custom SoC
ulinkpro
SoC Verification
3461
views
0
replies
Started
4 months ago
by
ronit
Not Answered
Design considerations for implementing flash program download
0
CoreSight Architecture
SWD
Debug Access Port (DAP)
10388
views
3
replies
Latest
4 months ago
by
Mohamed Nasser
Not Answered
Using sram instead of a flash memory in ASIC implementation
0
SoC Implementation
SRAM
SoC FPGA
Debugging
4130
views
0
replies
Started
4 months ago
by
Mohamed Nasser
<
>
View all questions in SoC Design forum