• State Not Answered
  • Replies 2 replies
  • Subscribers 71 subscribers
  • Views 2186 views
  • Users 0 members are here
Related

questions about APB advantages

jiunyan jiunyan
Offline over 6 years ago
Note: This was originally posted on 8th November 2008 at http://forums.arm.com

Hi! dear all  :lol:
Some APB advantages are listed in AMBA 2.0 spec. They are

"¢ performance is improved at high-frequency operation
"¢ performance is independent of the mark-space ratio of the clock
"¢ static timing analysis is simplified by the use of a single clock edge
"¢ no special considerations are required for automatic test insertion
"¢ many Application-Specific Integrated Circuit (ASIC) libraries have a better
selection of rising edge registers
"¢ easy integration with cycle based simulators.

I do not understand these advantages very well. ;)  Especially about
no special considerations are required for automatic test insertion. What dose this description mean? Can anyone tell me if you know? Thanks very much. :lol:
Parents
  • 0 Offline over 6 years ago
    Note: This was originally posted on 10th November 2008 at http://forums.arm.com

    Hello Jiunyan,

    I think all of these points you list are simply down to the fact that the APB only ever uses the rising edges of the PCLK signal.

    With regard to the specific point about ATPG you need to clock all the logic being tested using a single clock, so with all logic clocked naturally on the rising edge of the clock, you don't need special test gates to bring in a second "test" clock.

    JD
Reply
  • 0 Offline over 6 years ago
    Note: This was originally posted on 10th November 2008 at http://forums.arm.com

    Hello Jiunyan,

    I think all of these points you list are simply down to the fact that the APB only ever uses the rising edges of the PCLK signal.

    With regard to the specific point about ATPG you need to clock all the logic being tested using a single clock, so with all logic clocked naturally on the rising edge of the clock, you don't need special test gates to bring in a second "test" clock.

    JD
Children
No data
More questions in this forum

View all questions in SoC Design forum