Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
AHB Multilayer
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
8 replies
Subscribers
71 subscribers
Views
5816 views
Users
0 members are here
AMBA
Bus Architecture
AHB
Related
AHB Multilayer
Offline
Jesuraj vinoth Joseph
over 7 years ago
Note: This was originally posted on 30th April 2008 at
http://forums.arm.com
In the multilayer environment, i found a interconnect matrix with interface signals on the Master side having a hsel signal. Can anyone specify the significance of it. A basic doubt is that apart from the interconnect matrix do we hav any slave mux and decoder.
Parents
0
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 30th May 2008 at
http://forums.arm.com
Hi Ark,
> ...why does ARM not give a specific interface list of the interconnect matrix as it did for AHB 2.0 Master and Slave.
An interconnect matrix should have standard AHB interfaces on it, so I don't see why you would expect to see anything different described. The ports will either have a standard AHB master or slave pinset depending on how the interconnect has been designed.
If you are referring to a specific interconnect design, whoever designs it will probably document the interfaces implemented.
ARM have an AHB interconnect in their ADK product, so I'd expect that contains a list of the ports, and as you were specifically using a Cadence interconnect, I'd expect that it would come with documentation describing what they have implemented.
> Further more is there any difference in connecting Lite and Non-lite Master and Slaves to the Multilayer. Should it support both lite and non-lite Master/Slaves.
Again this depends on the interconnect provider, do they support AHB or AHB-lite ?
You can connect AHB-lite slaves to AHB systems, and AHB masters to AHB-lite systems (with a small bit of logic), but AHB-lite masters can't function in a multi-master AHB system, and AHB slaves can give SPLIT or RETRY responses an AHB-lite system does not support, so these last two cases would need extra modules to convert the native bus types as required.
As you are looking at a specific Cadence design, why not ask Cadence these questions directly so that they can give you specific answers ?
JD
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Colin Campbell
over 7 years ago
Note: This was originally posted on 30th May 2008 at
http://forums.arm.com
Hi Ark,
> ...why does ARM not give a specific interface list of the interconnect matrix as it did for AHB 2.0 Master and Slave.
An interconnect matrix should have standard AHB interfaces on it, so I don't see why you would expect to see anything different described. The ports will either have a standard AHB master or slave pinset depending on how the interconnect has been designed.
If you are referring to a specific interconnect design, whoever designs it will probably document the interfaces implemented.
ARM have an AHB interconnect in their ADK product, so I'd expect that contains a list of the ports, and as you were specifically using a Cadence interconnect, I'd expect that it would come with documentation describing what they have implemented.
> Further more is there any difference in connecting Lite and Non-lite Master and Slaves to the Multilayer. Should it support both lite and non-lite Master/Slaves.
Again this depends on the interconnect provider, do they support AHB or AHB-lite ?
You can connect AHB-lite slaves to AHB systems, and AHB masters to AHB-lite systems (with a small bit of logic), but AHB-lite masters can't function in a multi-master AHB system, and AHB slaves can give SPLIT or RETRY responses an AHB-lite system does not support, so these last two cases would need extra modules to convert the native bus types as required.
As you are looking at a specific Cadence design, why not ask Cadence these questions directly so that they can give you specific answers ?
JD
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Behaviour of CHI Receiver during race condition from RUN to DEACTIVATE
0
AMBA
AMBA 5 CHI
CHI
Bus Architecture
AMBA 5
4181
views
0
replies
Started
4 months ago
by
amit
Not Answered
In APB, Why do we use enable signal? (Don't care about PREADY)
0
4518
views
0
replies
Started
4 months ago
by
INNS
Not Answered
DC/DC Controller SoC
0
5015
views
1
reply
Latest
5 months ago
by
Andy Neil
Not Answered
AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
+1
System on Chip (SoC)
AMBA 5 CHI
CHI
Cache Architecture
5206
views
1
reply
Latest
5 months ago
by
IPDeveloper
Not Answered
AXI4 transaction attributes
0
5024
views
0
replies
Started
5 months ago
by
Ravi V.
<
>
View all questions in SoC Design forum