AXI Cacheable vs. Bufferable

System

SoC Design forum AXI Cacheable vs. Bufferable

State Not Answered
Replies 2 replies
Subscribers 71 subscribers
Views 6706 views
Users 0 members are here

Offline Randy Pascarella over 6 years ago

Note: This was originally posted on 19th November 2007 at http://forums.arm.com

If an AXI slave acting as a bridge has accepted a bufferable (ACACHE[0]) and cacheable (ACACHE[1]) write and responded with BRESP, is it required to flush this buffered write when later accepting a read from the same AXI master that overlaps but is marked as not cacheable?

In other words, should the cacheable bit be used in determining when bufferable writes should be flushed, or is flushing only required as noted in the spec upon receipt of a non-bufferable write with matching AWID?

strobe 0

AXI4-Relationships between the channels 0

How to assert PSLVERR in APB4 ? 0

How AHB Arbiter should handle granting bus masters while performing only a SINGLE transfer? 0

Should the SPLIT and RETRY response be given only for NONSEQ transfer? 0