Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
AXI Read/Write ordering
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
2 replies
Subscribers
71 subscribers
Views
7622 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Related
AXI Read/Write ordering
Offline
Randy Pascarella
over 7 years ago
Note: This was originally posted on 24th October 2007 at
http://forums.arm.com
Hello,
Section 8.6 of the AXI spec says that reads and writes have no ordering restrictions between them. It then says that if a RAW dependency exists, the master must wait for the write to fully complete before issuing the read. If the write is bufferable, the response comes from the AXI target. If that target is a bridge to another I/O or host protocol, what should the master expect? I can think of two answers:
a) Master must punctuate a series of bufferable writes with a non-bufferable write (same AWID) to ensure that all write data has reached the final destination. Non-bufferable write response receipt indicates the read may then be issued.
-or-
b) Master assumes that the target device will maintain RAW ordering beyond AXI. Master issues a series of bufferable writes (same AWID) and issues the read once the last bufferable write response has been received. Writes are buffered in the target bridge and the read then causes the target bridge to flush out the bufferable writes before issuing the read on the other side.
The RAW dependency can be either an address collision with a previous write, or perhaps a previous write has side-effects that may affect the read, such as opening up a window of memory space for the read to access. Is the type of RAW dependency expected to change the master's choice of bufferable vs. non-bufferable write?
Any comments? What does AXI require here?
Thanks!
Randy
Parents
0
Offline
Randy Pascarella
over 7 years ago
Note: This was originally posted on 25th October 2007 at
http://forums.arm.com
Yes, that was very helpful.
Thanks JD!
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Randy Pascarella
over 7 years ago
Note: This was originally posted on 25th October 2007 at
http://forums.arm.com
Yes, that was very helpful.
Thanks JD!
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Behaviour of CHI Receiver during race condition from RUN to DEACTIVATE
0
AMBA
AMBA 5 CHI
CHI
Bus Architecture
AMBA 5
4181
views
0
replies
Started
4 months ago
by
amit
Not Answered
In APB, Why do we use enable signal? (Don't care about PREADY)
0
4518
views
0
replies
Started
4 months ago
by
INNS
Not Answered
DC/DC Controller SoC
0
5015
views
1
reply
Latest
5 months ago
by
Andy Neil
Not Answered
AMBA 5 CHI : Does Interleaving of TxnID within a Multiple flits message allowed?
+1
System on Chip (SoC)
AMBA 5 CHI
CHI
Cache Architecture
5206
views
1
reply
Latest
5 months ago
by
IPDeveloper
Not Answered
AXI4 transaction attributes
0
5024
views
0
replies
Started
5 months ago
by
Ravi V.
<
>
View all questions in SoC Design forum