Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Pelion IoT Platform
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
System
Jump...
Cancel
System
SoC Design forum
More AXI write/read ordering
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
3 replies
Subscribers
71 subscribers
Views
5078 views
Users
0 members are here
AMBA
AXI
Bus Architecture
Related
More AXI write/read ordering
Offline
Randy Pascarella
over 7 years ago
Note: This was originally posted on 25th October 2007 at
http://forums.arm.com
In another posting, a scenario given was with a RAW hazard where a bufferable write was followed by a read to an overlapping address. Sounds like the master's assumption upon receipt of BRESP is that a read with an address overlap can be issued and will be ordered beyond AXI behind the write, such that the read returns new data.
However, if there is no address overlap, is the master's assumption that the read may eventually pass the write beyond AXI?
Also, what qualifies as an address overlap? Is the range of overlap considered to be a hit to the range governed by the AADDR, ASIZE, ALEN, ABURST signals of both the write and read, or something different?
Finally, why is there a distinction between memory regions and peripheral regions in section 8.6 of the spec? If the master cannot discern between the two, should the most pessimistic view be assumed, which would be assuming a peripheral region?
Thanks!!!
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Suggested Answer
APB4 PSTRB
0
3925
views
1
reply
Latest
3 months ago
by
Colin Campbell
Not Answered
AHB Lite
0
4880
views
1
reply
Latest
3 months ago
by
Colin Campbell
Not Answered
Ulink pro debugging in custom SoC
0
Custom SoC
ulinkpro
SoC Verification
3461
views
0
replies
Started
4 months ago
by
ronit
Not Answered
Design considerations for implementing flash program download
0
CoreSight Architecture
SWD
Debug Access Port (DAP)
10388
views
3
replies
Latest
4 months ago
by
Mohamed Nasser
Not Answered
Using sram instead of a flash memory in ASIC implementation
0
SoC Implementation
SRAM
SoC FPGA
Debugging
4130
views
0
replies
Started
4 months ago
by
Mohamed Nasser
<
>
View all questions in SoC Design forum