Does AHB-Lite Protocol require the master processor to be pipelined?

The transfers in AHB protocols occur in two phases - address phase and data phase. Does this mean that the processor (Master) must have pipelined architecture?

Top replies

Offline Colin Campbell over 1 year ago +1 verified

It's what the protocol is designed to work with, so unfortunately yes. In theory if you have a non-pipelined master architecture, with all the address and data information being signalled in one cycle...

More questions in this forum

Not Answered

AXI4 transaction attributes 0

199 views

0 replies

Started 6 days ago
by Ravi V.
Suggested Answer
AMBA 5 CHI Link Layer (L-Credit Return) 0
1795 views

3 replies

Latest 7 days ago
by Christopher Tory
Answered
Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model? 0
- AXI4
329 views

1 reply

Latest 8 days ago
by Christopher Tory
Not Answered

BUSY transfer just before the last transfer in a burst by a AHB Master. 0

1324 views

1 reply

Latest 23 days ago
by Colin Campbell
Not Answered
AMBA AXI reset 0
- AMBA
- AXI
7741 views

3 replies

Latest 23 days ago
by Colin Campbell

View all questions in SoC Design forum

Does AHB-Lite Protocol require the master processor to be pipelined?

Top replies

AXI4 transaction attributes 0

AMBA 5 CHI Link Layer (L-Credit Return) 0

Is AXI4 Ordered write observation used to support PCIE Producer/Consumer ordering model? 0

BUSY transfer just before the last transfer in a burst by a AHB Master. 0

AMBA AXI reset 0