• Turning on MMU and caches on Cortex-A7?

    In my little program (rpi_stub) it's time to turn on MMU and caches.

    Most of it I seem to have hold of, except cache invalidations.

    In multicore situation (rpi_doesn't support yet, but maybe later), what needs to be invalidated and how?

    I understand…