Hi,

I need to know what happens in the v7 architecture (TI Cortex R4) when both a data abort and FIQ are due to occur.

I found the following document which attempts to address this question but seems to contradict itself:

"The Data Abort has a higher priority…