Arm Community
Arm Community
  • Site
  • User
  • Site
  • Search
  • User
  • Groups
    • Arm Research
    • DesignStart
    • Education Hub
    • Graphics and Gaming
    • High Performance Computing
    • Innovation
    • Multimedia
    • Open Source Software and Platforms
    • Physical
    • Processors
    • Security
    • System
    • Software Tools
    • TrustZone for Armv8-M
    • 中文社区
  • Blog
    • Artificial Intelligence
    • Automotive
    • Healthcare
    • HPC
    • Infrastructure
    • Innovation
    • Internet of Things
    • Machine Learning
    • Mobile
    • Smart Homes
    • Wearables
  • Forums
    • All developer forums
    • IP Product forums
    • Tool & Software forums
    • Pelion IoT Platform
  • Activity
  • Support
    • Open a support case
    • Documentation
    • Downloads
    • Training
    • Arm Approved program
    • Arm Design Reviews
  • More
  • Cancel
Processors
  • Developer Community
  • IP Products
  • Processors
  • Jump...
  • Cancel
Processors
  • Blogs
  • Forums
  • Videos & Files
  • Help
  • Jump...
  • Cancel
  • New
  • All tags
  • Cache Coherent Interconnect
  • AMBA
  • AMBA 5 CHI
  • Cache coherency
  • Cadence Design Systems
  • coherency
  • CoreLink CCI-500
  • corelink cmn-600
  • corelink dmc-620
  • corelink interconnect
  • infrastructure
  • interconnect
  • Machine Learning (ML)
  • server
  • tsmc
  • White Paper
  • xilinx
  • io coherency and shareability

    dedoz
    dedoz

    Hi,

    I have been reading about io coherency and the inner/outer shareability (SH bits in PTE). I kind of understand the concept of both but need help to connect the 2 concepts together. Lets assume a platform with (runs only one OS):

    - CCI-400
    - A53 Cluster…

    • 1 month ago
    • Processors
    • Cortex-A / A-Profile forum
  • Extended System Coherency - Part 3 – Increasing Performance and Introducing CoreLink CCI-500

    Neil Parris
    Neil Parris

    Chinese Version 中文版: 扩展系统一致性 - 第 3 部分 - 性能提升和 CoreLink CCI-500 简介

    This week we announced the launch of a new suite of IP designed to enhance the premium mobile experience. A central part of this suite is the ARM CoreLink CCI-500 Cache Coherent Inter…

    • over 5 years ago
    • Processors
    • Processors blog
  • How do AMBA, CCIX and Gen-Z address the needs of the data center?

    Jeff Defilippi
    Jeff Defilippi

    Interconnects and open standards have been a hot topic lately. A couple of weeks ago, Arm announced the CoreLink CMN-600 Coherent Mesh Network and CoreLink DMC-620 Dynamic Memory Controller IP, which support AMBA 5 CHI, the open standard for high performance…

    • over 3 years ago
    • Processors
    • Processors blog
  • Open standards: Enabling high performance infrastructure systems with CCIX

    Jim Wallace
    Jim Wallace

    Authors: Kevin Yee, Cadence, and Jim Wallace, Arm

    Unless you’re a hermit or have been living off the grid for the last few years, you can’t help but know about the explosion in big data – the increase in data size and networking bandwidth due to video…

    • over 2 years ago
    • Processors
    • Processors blog
  • View related content from anywhere
  • More
  • Cancel