On Cortex M's , you have 3 stage pipelines, while Cortex R's starting from R4 up you have 8 stage, and R7 even 11.
I don't understand, isn't worse for real-time interrupt response to have longer pipelines? I did read that Cortex-R can interrupt long stores/loads, and jump straight to the vector address & the irq number passed, that is great, but doesn't the pipeline get flushed every hw interrupt or exception/fault, and needs to be re-filled with instructions? So more cycles spent.? And, it's not that the pipeline get saved for return from interrupts..?
As always: It depends on what you need/want as worst case interrupt response.If you run at 300MHz and need a interrupt response of 1us, then flushing and refilling the pipeline likely does not matter.
But longer pipeline still takes longer to fill in, no matter at what freq you run the core. Ignore if it's 1us, or 100ms, lets say it needs N cycles to fill in N stage pipeline.
On the other hand, I also don't see through this: so with longer pipelines, you get better overall throughput. And it's better when pipeline is fully busy, no bubbles, hazards, or flushes.
Now, if my chip will have many interrupts to handle & flushes, then this overall throughput will be going down. So now, I'm gonna be with longer pipelines to fill before responding to ISRs, and I'm going to have declining pipeline benefit from long pipline because i have all these async events & pipeline flushes ...
Is there some way one calculates how the ISR load impacts on pipeline benefit..?
Sure, the pipeline gets flushed and must be reloaded. But it does not mean the core stalls. Your worst case interrupt latency depends on the current instruction executed and the number of cycles for the new instruction reaching final stage.
If this takes 10 cycles, then you need to see if this fits your need at 30MHz, if not than maybe at 60MHz.
If you have a Cortex-A9 with a 12 stage pipeline, having it run at 1GHz is sufficient for an 1us interrupt.
Only, and this might be a problem, you get a larger jitter the longer the pipeline.
Cortex-R and cortex-M series is targeted for different requirements and for different applications. Performance Monitor Unit, Yes, No Performance Monitor Unit: This is the module which makes Cortex-R to be used for Real Time Applications. abort mask bit in a register and also because of number of pipeline stages.
That they different targeted families (R for real-time), I wasnt' doubting. My original question was specifically why longer pipeline on R: because you should start processing an ISR faster with a shorter pipline (I would think ..?).
Tucker032 said:Performance Monitor Unit, Yes, No Performance Monitor Unit: This is the module which makes Cortex-R to be used for Real Time Applications.
This I didn't understand, what do you mean, and how the PMU relates to the pipline ..
Also, from its description:
"..These provide useful information about the behavior of the processor that you can use when debugging or profiling code.."
This does not make or explain how R architecture is real-time. This is for monitoring its performance.
Interestingly this article on link here: https://www.design-reuse.com/articles/26106/cortex-r-versus-cortex-m.html . Also says "PMU is really what makes Cortex R be used for real-time apps: helps in profiling". Ok, so I need to profile the code on core, after selecting it .. which I should select based on knowing its real-time should allow me to meet my real-time to begin with... hmmm.
Also, that same link interestingly says: latency is higher for R then M.. Whaaaaat. And not even for pipline reasons, as suggested there.
Holmes2001 said:Cortex-R and cortex-M series is targeted for different requirements and for different applications.
Nothing new so far.
Why should the PMU make an Cortex-R a "real-time" CPU? The Cortex-A and even an Intel Xeon have performance units. None of which would one honestly call a real time CPU.
So why Arm calls it "realtime" is and maybe will be forever a mystery :-)