I have a test code to configure few peripherals with Cache enable and the test code triggers a event. when i test the code i had to keep a for loop of count 500000 (i.e. some delay ) before triggering the event.
I suspected the the memory operations might not be performed prior to triggering the event and used DMB and DSB instructions instead of delay but i still have to keep the delay to successfully test the code.
Can you please help me in resolving this issue? is there any way to make sure all the memory transactions are complete?
Hi Kalyan Vagvala
Are you still lookiung for help with this?
View all questions in Cortex-R / R-Profile forum