Is there a way to read the data cache content? I'm using Xilinx SoC ZCU102 evaluation board.
This course covers the software aspects of designing with an based device, highlighting the core architecture details and the implementation choices. Topics include the AArch32 and AArch64 programmer's model, ARM v8-A exceptions' model, details of the available caching schemes and coherency management, memory management and the ARM memory model. Additionally, the ARM assembly section delivers the essential knowledge required for programming and debugging with T32, A32 and A64 assembly languages official site
View all questions in Cortex-R / R-Profile forum