Hi,
Embedded SW cannot set CPSR.F for obvious reasons. However, for test purposes, it is needed that the debug interface has access to set CPSR.F (e.g. to make sure the SW correctly clears it). Is it possible to set CPSR.F through debug port for Cortex-R5F? It is not clear in the TRM documentation.
Thanks,
Étienne
We do a similar test for SCIOPTA. Upon reset the F bit is set. So, check this, clear it, check again. Test passed.