In ARM926ej-s processor architecture there are two interrupt lines IRQ, FIQ. Suppose on IRQ line,interrupt comes too fast after one interrupt is latched. So is there any queue which will store pending interrupt request or when the first interrupt came then interrupts coming immediately after first interrupt will be ignored?
View all questions in Cortex-M / M-Profile forum