Explanation of cycles on pre and post index-addressing in case of Load and Store instructions.

Hello to all,

I am working on Cortex-M4 and in order to implement the load and store instructions, I have chosen the pre and post-index addressing and the memory arrangement is little endian. Therefore during the execution, an observation related to consumed cycles with different pre and post index-addressing has been made. The observation has been represented in the tabular form and true for both load and store instructions and in case of both the mode either pre-index and post addressing mode. 

Relationship between the offset value in both pre and post addressing

Can anyone provide me an explanation corresponds to such variation in the cycles??

Thanking you,

Kind Regards,

Himanshu

Parents Reply Children
No data
More questions in this forum