Interrupt latency while STR/LDR in cortex-M3

Hi,

What is the expected behaviour on M3 when issuing STR/LDR to some remote memory (AHB) and interrupt arrive? is the interrupt being delayed although this is normal memory and this command can re-run?

Thanks,

Yaniv

More questions in this forum