What is the expected behaviour on M3 when issuing STR/LDR to some remote memory (AHB) and interrupt arrive? is the interrupt being delayed although this is normal memory and this command can re-run?
AFAIK, normal loads and stores are not interruptible. Only load/store multiple.
View all questions in Cortex-M / M-Profile forum