why there are separate registers for interrupt set-enable and clear-enable while can be just one

I can't understand why there are separate registers like Interrupt Set-Enable and Clear-Enable Registers or Interrupt Set-Pending and Clear-Pending Register in NVIC? these dual registers couldn't be handled in just one? what are the reasons that ARM processors separate them in different registers?

Parents Reply Children
More questions in this forum