Hello,
I was looking into the debug and trace features in the Arm Musca Board A1, which implements the Corelink SSE 200 IP (dual core Cortex M33, each with a three-stage pipeline), I came across the data watchpoint and trace and his ability to estimate how many instructions have been executed.
My doubt is:
Correct me if my line of thought is wrong cause I am not 100% sure if this is correct.
Cheers!
View all questions in Cortex-M / M-Profile forum