As I was reading the arch TRM some doubts emerged in the DWT component. When it talks about instruction address watching I am not sure if this refers to the address of the instruction or instruction itself. For example, let's say that I have a branch instruction in the address 0x12000000. When I configure the comparator should I give it the address 0x12000000 or the opcode of the instruction?
"C1.8.1 The DWT comparators
A DWT comparator compares one of the following with the value held in its DWT_COMP register:• A data address.• An instruction address.• A data value.• The cycle count value, for comparator 0 only."
Thank you! I was 99% sure but needed the confirmation.
View all questions in Cortex-M / M-Profile forum