I am using a SAM D09 uc and want to implement SPI with hardware SS. I cannot see from the documentation how SS is driven high again. It states that after every frame the SS is returned to high. Does this mean every 8-bits. I need to send around 64 bits while SS is low
View all questions in Cortex-M / M-Profile forum