This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Fail to connect with CM0DSEvel

I have tryed to make SWD connect to Cortex-M0 DesignStart Eval by STLink2, but it was unsuccessful.

The SW Device showed information as this picture.

I chose  AHB_ROM_FPGA_SRAM_MODEL and AHB_RAM_FPGA_SRAM_MODEL be the MYM_TYPE

Parents Reply Children