Arm Community
Site
Search
User
Site
Search
User
Groups
Arm Research
DesignStart
Education Hub
Graphics and Gaming
High Performance Computing
Innovation
Multimedia
Open Source Software and Platforms
Physical
Processors
Security
System
Software Tools
TrustZone for Armv8-M
中文社区
Blog
Announcements
Artificial Intelligence
Automotive
Healthcare
HPC
Infrastructure
Innovation
Internet of Things
Machine Learning
Mobile
Smart Homes
Wearables
Forums
All developer forums
IP Product forums
Tool & Software forums
Support
Open a support case
Documentation
Downloads
Training
Arm Approved program
Arm Design Reviews
Community Help
More
Cancel
Developer Community
IP Products
Processors
Jump...
Cancel
Processors
Cortex-M / M-Profile forum
Question : The Definitive Guide to the ARM Cortex-M3
Blogs
Forums
Videos & Files
Help
Jump...
Cancel
New
State
Not Answered
Replies
33 replies
Subscribers
6 subscribers
Views
15050 views
Users
0 members are here
Cortex-M3
Cortex-M
Related
Question : The Definitive Guide to the ARM Cortex-M3
Offline
Kenichi Kenichi
over 7 years ago
Note: This was originally posted on 11th December 2007 at
http://forums.arm.com
Dear, all.
I am new in this forum.
Recently I studying Cortex-M3 core, so I bought book "The Definitive Guide to the ARM Cortex-M3" by Joseph Yiu.
This book is very good book and this explains most of unaswered questions by TRM or AALRM.
As I found some mistake in this book, I would like to feedback, but I could not find publisher's homepage. Then I found Josephe's name in this forum, I would like to ask here.
In page 42, there is fig 3.11 and 3.12 but this contents is same as fig 3.8 and 3.9.
Fig 3.8 and 3.9 should be some program list.
Can I get correct figure? Or where I should contact?
Please advise.
Kenichi
Parents
0
Offline
Joseph Yiu
over 7 years ago
Note: This was originally posted on 11th April 2010 at
http://forums.arm.com
Hi Wave,
I don't know why the second edition of the book is not available for Kindle.
(In fact, I didn't even notice the first edition is available on Kindle until you mention it.
Certainly it is not available in the UK web site)
I will try to arrange a meeting with the publisher in a few weeks time.
I will take the chance to ask them.
Yes, the ARM syntax is indeel more straight forward in term of using conditional execution.
However, the issue is that we cannot use the same instruction encoding solution for Thumb-2.
With Thumb-2, a large portion of the the instruction space (in terms of binary encoding)
is already taken by the existing Thumb instructions. We cannot take 4 bits away from
the 16-bit instructions to make them conditional - it will means the instructions set will not
be compatible. Alternatively we could make conditional execution available only on
the 32-bit Thumb instructions, but then it might results in larger code size because
16-bit version of the instructions cannot be used if they have to be conditionally executed.
By using a separate 16-bit instruction for conditional execution control, we get the best results:
- code size is small (see example below)
- Both 16-bit and 32-bit Thumb instructions can be conditional executed
- No need to change existin 16-bit instruction encoding
When comparing the code size:
OLD ARM CODE WITH CONDITIONAL EXECUTION:
CMP R1, #2 (32 bits)
ADDEQ R0, R1, #1 (32 bits)
(total = 64 bits)
NEW CODE WITH IF-THEN:
CMP R1, #2 (16 bits)
IT EQ (16 bits)
ADDEQ R0, R1, #1 (16 bits)
(total = 48 bits)
Now you can see the code size is actually smaller than the ARM instruction set, although it has one extra instruction.
Another feature about the IT instruction is called IT folding. (see instruction timing table in
[url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0337g/BABBCJII.html
"]
http://infocenter.arm.com/help/topic/com.a...g/BABBCJII.html[/url]
)
In the some cases, the IT instruction does not take any extra clock cycle.
(actually, look like there is a doc erratum there, NOP instruction should always take 1 cycle, ouch!)
So it is possible to get to the same performance as ARM instruction, with a smaller code size.
If the condition in the IT instruction does not match the condition of the next instruction in the assembly code,
the assembler will report an error. However, if you are using ARM RealView Compiler or Keil MDK-ARM, you don't have to add the IT instruction, as the assembler can insert that for you automatically. However, this feature might not be available in other tool chains. So in general I would recommend to put the IT instruction in the code for clarity and software porting.
Hope this answered your enquiry.
regards,
Joseph
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Reply
0
Offline
Joseph Yiu
over 7 years ago
Note: This was originally posted on 11th April 2010 at
http://forums.arm.com
Hi Wave,
I don't know why the second edition of the book is not available for Kindle.
(In fact, I didn't even notice the first edition is available on Kindle until you mention it.
Certainly it is not available in the UK web site)
I will try to arrange a meeting with the publisher in a few weeks time.
I will take the chance to ask them.
Yes, the ARM syntax is indeel more straight forward in term of using conditional execution.
However, the issue is that we cannot use the same instruction encoding solution for Thumb-2.
With Thumb-2, a large portion of the the instruction space (in terms of binary encoding)
is already taken by the existing Thumb instructions. We cannot take 4 bits away from
the 16-bit instructions to make them conditional - it will means the instructions set will not
be compatible. Alternatively we could make conditional execution available only on
the 32-bit Thumb instructions, but then it might results in larger code size because
16-bit version of the instructions cannot be used if they have to be conditionally executed.
By using a separate 16-bit instruction for conditional execution control, we get the best results:
- code size is small (see example below)
- Both 16-bit and 32-bit Thumb instructions can be conditional executed
- No need to change existin 16-bit instruction encoding
When comparing the code size:
OLD ARM CODE WITH CONDITIONAL EXECUTION:
CMP R1, #2 (32 bits)
ADDEQ R0, R1, #1 (32 bits)
(total = 64 bits)
NEW CODE WITH IF-THEN:
CMP R1, #2 (16 bits)
IT EQ (16 bits)
ADDEQ R0, R1, #1 (16 bits)
(total = 48 bits)
Now you can see the code size is actually smaller than the ARM instruction set, although it has one extra instruction.
Another feature about the IT instruction is called IT folding. (see instruction timing table in
[url="
http://infocenter.arm.com/help/topic/com.arm.doc.ddi0337g/BABBCJII.html
"]
http://infocenter.arm.com/help/topic/com.a...g/BABBCJII.html[/url]
)
In the some cases, the IT instruction does not take any extra clock cycle.
(actually, look like there is a doc erratum there, NOP instruction should always take 1 cycle, ouch!)
So it is possible to get to the same performance as ARM instruction, with a smaller code size.
If the condition in the IT instruction does not match the condition of the next instruction in the assembly code,
the assembler will report an error. However, if you are using ARM RealView Compiler or Keil MDK-ARM, you don't have to add the IT instruction, as the assembler can insert that for you automatically. However, this feature might not be available in other tool chains. So in general I would recommend to put the IT instruction in the code for clarity and software porting.
Hope this answered your enquiry.
regards,
Joseph
Cancel
Up
0
Down
Reply
Accept answer
Cancel
Children
No data
More questions in this forum
By title
By date
By reply count
By view count
By most asked
By votes
By quality
Descending
Ascending
All recent questions
Unread questions
Questions you've participated in
Questions you've asked
Unanswered questions
Answered questions
Questions with suggested answers
Questions with no replies
Not Answered
Compiling libgcc not optimized
0
32-bit
Armv7-M
Compiling
GCC
Thumb
Cortex-M
Thumb2
Library
Arm Assembly Language (ASM)
C
Cortex-M4
2255
views
11
replies
Latest
3 months ago
by
a.surati
Not Answered
How to specify RAM location ?
0
SRAM
STM32 F1
Arm Assembly Language (ASM)
641
views
1
reply
Latest
3 months ago
by
GuillaumeP
Answered
Is it possible to enable or disable the nested interrupt mechanism on M0 ?
0
672
views
2
replies
Latest
3 months ago
by
Robert McNamara
Answered
How long are the Cortex-M7 pipeline stages?
0
Cortex-M7
Cortex-M
30834
views
18
replies
Latest
3 months ago
by
Pacocha
Not Answered
How to transfer and read weights, biases and activation functions from trained tensorflow model to nucleo-f446re or any microcontroller in keil
0
Embedded
Neural Network
Keil
TensorFlow
CMSIS
399
views
0
replies
Started
3 months ago
by
PrashanthPoobalan
<
>
View all questions in Cortex-M / M-Profile forum