• Does an AXI4 master have to assert the correct WSTRB for unaligned transfers?

    Take the unaligned transfer on page A3-55 in the "AMBA AXI and ACE Protocol Specification" with address 0x07 as example.

    Bus width and data transfer width should be both 32 bits. First write should be to address 0x07. This would lead to bytes…