ARMv8 introduces this new attribute of memory type. (B2.8.2)
And also it recommends that "early write acknowledgement" attribute should be exported to interface between PE and interconnect fabric. (J4.1.1)
However, there is no any clue about its encoding on AXI signals.
Contrast to memory attributes of ARMv7, AXIv4 has a table to list "memory type encoding" about them. (AXIv4, spec, A4.4, Table A4-5)
I am wondering whether it could be identical to "AxCACHE[0]" , device bufferable ?
Because I want to know,
is it validate for an AXI wrapper before interconnect to response to a write transaction with "No Early Write Acknowledge"?
View all questions in Cortex-A / A-Profile forum