cache invalidation

Hi,

If the Cache line valid bit in implemented in the Memory along with the Tag RAM, during the initial power-up and reset, cache-invalidation requires each bit of the cache line to be explicitly written to '0' which is a operation of lots of clock cycles.(@ one cycle line per cycle).

Is this correct ?

When is this operation performed?

More questions in this forum