Exceptions levels in the ARMv8 architecture

Hello

There are four exceptions levels in the ARMv8 architecture.

EL0
EL1
EL2

EL3

Can anyone explain more of the EL3 execption level? What does it mean by 'allows swtiching between secure and nonsecure processor states? Secure monitor?

Thanks