Hello,
i was wondering if the voltage levels for dvfs states are fixed at the design time. For example for Cortex A7 or A15. Is this information available?
Thank you.
View all questions in Cortex-A / A-Profile forum