Basically I want to provide delay of 15 clock cycles for writing and reading through axi4 bus .Is it possible?
View all questions in Cortex-A / A-Profile forum