Basically I want to provide delay of 15 clock cycles for writing and reading through axi4 bus .Is it possible?
Hi Preet,I mean the timing will be like below.
Also, both RVALID and RREADY should be masked by the mask signal.Best regards,Yasuhiko Koumoto.