Problems with  AXI4  write data channel

Hello:

    Suppose there are 2 masters(master0 and master1) and 2 slaves(slave0 and slave1) for AXI4. As AXI4 protocol has removed WID signal for write data channel,When slave0 has received wvaild which is pulled up afte  slave0 has both received master0's and master1's imfomation of the write address channel successfully,I'm having a problem that how can slave0 know  wdata from master0 or master1 .

   If anyone gives some ideas about my problem ,it  would be great.

thanks.

Parents
  • Hello,

    according to AMBA® AXI™ and ACE™ Protocol Specification ARM IHI 0022E (ID022613), there are the descriptions below.

    A5.4 Removal of write interleaving support

    As stated in AXI3 write data interleaving on page A5-81, AXI4 removes support for write data interleaving. In

    AXI4, all write data for a transaction must be provided in consecutive transfers on the write data channel.

    This means the WID is not supported in AXI4.

    A5.4.1 Removal of WID

    The removal of write interleaving makes the information conveyed on the WID signals redundant. All write data

    must be in the same order as the associated write addresses.

    AXI4 removes the WID signals, to reduce the pin-count of the interface.


    This means a slave may handle the write transactions in order which AWVALID will be active.

    Best regards,

    Yasuhiko Koumoto.

Reply
  • Hello,

    according to AMBA® AXI™ and ACE™ Protocol Specification ARM IHI 0022E (ID022613), there are the descriptions below.

    A5.4 Removal of write interleaving support

    As stated in AXI3 write data interleaving on page A5-81, AXI4 removes support for write data interleaving. In

    AXI4, all write data for a transaction must be provided in consecutive transfers on the write data channel.

    This means the WID is not supported in AXI4.

    A5.4.1 Removal of WID

    The removal of write interleaving makes the information conveyed on the WID signals redundant. All write data

    must be in the same order as the associated write addresses.

    AXI4 removes the WID signals, to reduce the pin-count of the interface.


    This means a slave may handle the write transactions in order which AWVALID will be active.

    Best regards,

    Yasuhiko Koumoto.

Children
More questions in this forum