hi mentors, I just started to exploring axi please help me on this.
Where interleaving is supported, the WID and RID signals will indicate which of the interleaved transactions the data transfer relates to.
You cannot interleave transactions using the same ID, so the data transfer IDs are the link to the preceding address transfer IDs, telling the destination of the transfer which transaction they are for.
Note that write data interleaving is no longer supported in AXI4, which is why there is now no need for a WID signal.
Thanks sir for your support and now i can betterly understand next things
View all questions in Cortex-A / A-Profile forum