We have a question on the interrupt signal when performing world switch.
Does the GIC/CPU interface generate an extra interrupt signal when detecting world switch(NS-bit flop) with GICv3? Or is it still the same interrupt signal but only recognized as IRQ when switched to non-secure world?
I believe that you are saying,
With SCR_EL3.FIQ==1, it will be signaled as an FIQ, the exception is taken to S-EL3.
>Or is it still the same interrupt signal but only recognized as IRQ when switched to non-secure world?
No, it is still FIQ/IRQ connecting to CPUs.
Since GICv3 GIC CPU interface is coupled with CPU in processor, so the CPU interface hardware would know CPU's EL and secure state information, GIC CPU interface can signal IRQ or FIQ basing on CPU EL and secure state for group 1 interrupts.
are you sure that your answer is for the thread?
It is SPAM!
View all questions in Cortex-A / A-Profile forum